Xilinx rtl schematic not updating
I have written a verilog code and RTL simulation is working fine.
After this I synthesized the design using XST tool in Xilinx ISE 13.2.
when I check the signals it shows two IOCLK as output pin and the others as input pin.
I'd normally expect it to be part of the component though, rather than something you add on the schematic. It also looks a bit like a buffer symbol, so it could be just to signify that this one is the line that is buffered by the chip, and not the DIVCLK line. I just updated another picture, it looks weird if it's input, and I confirmed in schematic it's an output pin. I checked the Verilog module didn't find any sign of buffer connected with those pins.
For this reason, I am trying to understand how my design is actually synthesised in order to understand what mistakes/assumptions I am making.
But, I am having some problems understanding the schematics generated by the RTL Viewer Please edit the question to limit it to a specific problem with enough detail to identify an adequate answer. See the How to Ask page for help clarifying this question. Or is it switching but it's also showing the glitches you were trying to eliminate by debouncing?
When I simulate my design in the project using a combination of generates and functions the hardware is wired correctly.
I try to add any IP to the schematic but not accept..
After the HDL synthesis phase of the synthesis process, you can display a schematic representation of your synthesized source file.
I've been working on a packet sorting pipeline in VHDL using Xilinx ISE 14.2.
In order to make the structure generic I wrote a few algorithms in a package that will determine how to connect sorting nodes.